We have calculated the Power and Delay using the following formulae: The design was tested for different values of supply voltage and the delay and power dissipation was calculated as shown in table.2. The simulation of the static CMOS full adder is shown in Fig.3. The static logic eliminates pre-charging and decreases extra power dissipation, thus, widely used for low power circuit designs. So, at every point the output will be connected to either V dd or gnd via a low resistance path. So, in static logic circuit each output of the gate assumes at all the times the value of Boolean function implemented by the circuit. In a static logic circuit, a logic value is retained by using the circuit states while in a dynamic logic circuit a logic value is stored in the form of charge. In this project, a conventional 28T static CMOS logic style was used to design 1 bit full adder as shown in Fig.2. Thus, Fig.1 represented the logic gates to implement the full adder. From the table, the sum and the carry out were computed as the following: Operation of Full adder: Table.1 show the truth table for the full adder with three inputs A, B, and C as a carry in. In this project, a full adder circuit was used to construct a ripple carry adder to add an 8-bit number. That is why enhancing the performance of the 1-bit full-adder cell (the building block of the binary adder) is a significant goal. In most of these systems, the adder is part of the critical path that determines the overall performance of the system.
In addition to its main task, which is adding binary numbers, it is the nucleus of many other useful operations such as subtraction, multiplication, division, addresses calculation, etc. The project is to design an 8-bit adder system using 45nm technology.ĪDDITION is one of the fundamental arithmetic operations.
0 kommentar(er)
